Implemetasi Komputasi Akar Kuadrat Resolusi Tinggi pada Field Programmable Gate Array (FPGA)
نویسندگان
چکیده
<p>Komputasi akar kuadrat diperlukan pada beberapa proses pengendalian, diantaranya untuk Direct Torque Control (DTC) sistem penggerak motor yang membutuhkan perhitungan sangat cepat. Field Programmable Gate Array (FPGA) merupakan salah satu perangkat dapat digunakan implementasi komputasi memerlukan kecepatan dan presisi tinggi. Penerapan FPGA menggunakan metode digit by non-restoring dengan modifikasi agar memiliki hasil nilai error kecil. Sistem tersebut diimplementasikan 32-bit input 16-bit output. Proses melibatkan Finite State machine (FSM) menghemat resource diperlukan. verifikasi dilakukan dalam dua tahap, yaitu fungsional aplikasi ModelSim-Altera hardware modul Cylcone IV EP4CE6E228N. Hasil menunjukkan bahwa resolusi sampai 0,0039. Selain itu, ini 157 Logic Elements 120 register clock tertinggi dicapainya adalah 205 MHz 32 bit</p><p> </p><p><em><strong>Abstract</strong></em></p><p class="Abstract"><em>Square root computing is required in several control processes, such as for on drive systems that require a very fast calculation process. one of the devices recommended high speed and precision computation. The implementation square uses digit-by-digit method with some modifications to get computation result. system implemented using process involves minimize resources. verification carried out two stages, i.e. functional shows result has resolution up 0.0039. In addition, requires registers highest can achieves input.</em></p><p><em><strong><br /></strong></em></p><p><em><strong><br /></strong></em></p>
منابع مشابه
FPGA on FPGA: Implementation of Fine-grained Parallel Genetic Algorithm on Field Programmable Gate Array
Many optimization problems have complex search space, which either increase the solving problem time or finish searching without obtaining the best solution. Genetic Algorithm (GA) is an optimization technique used in solving many practical problems in science, engineering, and business domains. Parallel Genetic Algorithm (PGA) has been widely used to increase speed of GA, especially after the ...
متن کاملField Programmable Gate Array Implem Ri
We present an 8-bit field programmable gate arr (FPGA) implementation of 128-bit block and 128-bit k Advanced Encryption Standard (AES) Rijndael. The 8Rijndael encryption data path operates at 13.7MHz a consumes 226 clock cycles resulting in a throughput of 7.8 bits per second. The Rijndael decryption data path operates 8.8MHz and consumes 226 clock cycles resulting in throughput of 5 M bits pe...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملField Programmable Gate Array Implementation of Active Control Laws for Multi-mode Vibration Damping
This paper investigate the possibility and effectiveness of multi-mode vibration control of a plate through real-time FPGA (Field Programmable Gate Array) implementation. This type of embedded system offers true parallel and high throughput computation abilities. The control object is an aluminum panel, clamped to a Perspex box’s upper side. Two types of control laws are studied. The first belo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Jurnal Teknologi Informasi dan Ilmu Komputer
سال: 2022
ISSN: ['2528-6579', '2355-7699']
DOI: https://doi.org/10.25126/jtiik.2022976756